

BACKGROUND ART

FIG. 1A



FIG. 1B

UNIT 1	UNIT 2	UNIT 3
UNIT 4	UNIT 5	UNIT 6
UNIT 7	UNIT 8	UNIT 9
UNIT 10	UNIT 11	UNIT 12
UNIT 13	UNIT 14	UNIT 15
UNIT 16	UNIT 17	UNIT 18
UNIT 19	UNIT 20	UNIT 21

PARALLEL
EXECUTION
BOUNDARY

FIG. 1C

UNIT 1	UNIT 2	UNIT 3	UNIT 4	UNIT 5	UNIT 6
LONG INSTRUCTION	LONG INSTRUCTION	LONG INSTRUCTION			
UNIT 7	UNIT 8	UNIT 9	UNIT 10	UNIT 11	
LONG INSTRUCTION	SHORT INSTRUCTION	LONG INSTRUCTION			
UNIT 12	UNIT 13	UNIT 14	UNIT 15	UNIT 16	
LONG INSTRUCTION	LONG INSTRUCTION	SHORT INSTRUCTION			
UNIT 17	UNIT 18	UNIT 19	UNIT 20	UNIT 21	
SHORT INSTRUCTION	LONG INSTRUCTION	LONG INSTRUCTION			
UNIT 22	UNIT 23	UNIT 24	UNIT 25		
LONG INSTRUCTION	SHORT INSTRUCTION	SHORT INSTRUCTION			
UNIT 26	UNIT 27	UNIT 28	UNIT 29		
SHORT INSTRUCTION	SHORT INSTRUCTION	LONG INSTRUCTION			
UNIT 30	UNIT 31	UNIT 32	UNIT 33		
SHORT INSTRUCTION	LONG INSTRUCTION	SHORT INSTRUCTION			

FIG. 2 BACKGROUND ART




FIG. 3A BACKGROUND ART




FIG. 3B BACKGROUND ART




FIG. 4




FIG. 5A

SUPPLYING OF INSTRUCTIONS FROM THE INSTRUCTION
FETCH UNIT TO THE INSTRUCTION BUFFER




FIG. 5B

SUPPLYING OF INSTRUCTIONS FROM THE INSTRUCTION
BUFFER TO THE INSTRUCTION REGISTER







FIG. 5C

ISSUING OF INSTRUCTIONS FROM THE INSTRUCTION
REGISTER TO THE INSTRUCTION DECODER
(IN UNITS OF PARALLEL EXECUTION CODES)










FIG. 9A




FIG. 9B




FIG. 9C




FIG. 9D




FIG. 9E




FIG. 9F




FIG. 10A




FIG. 10D




FIG. 10B




FIG. 10E









FIG. 10C





























FIG. 21




FIG. 22A

INSTRUCTION 1:ld(mem1),R0
INSTRUCTION 2:add 1,R0
INSTRUCTION 3:st R0,(mem2)
INSTRUCTION 4:mov R1,R0
INSTRUCTION 5:mov R2,R3
INSTRUCTION 6:add R3,R0
INSTRUCTION 7:st R0,(mem3)

FIG. 22B




FIG. 22C




FIG. 22D




FIG. 22E




FIG. 22F






FIG. 23A








FIG. 25




FIG. 26A




FIG. 26B




FIG. 27A

INSTRUCTION 1 mov 0x0100, R0
INSTRUCTION 2 st R0, (SP)
INSTRUCTION 3 mov R1, R2
INSTRUCTION 4 mov R3, R4
INSTRUCTION 5 add R2, R4

FIG. 27B




FIG. 27C




FIG. 27D




FIG. 27E




FIG. 28A

INSTRUCTION 6	ld (mem 1), R0
INSTRUCTION 7	st R0, (SP)
INSTRUCTION 8	mov R1, R2
INSTRUCTION 9	mov R3, R4
INSTRUCTION 10	add R2, R4

FIG. 28B




FIG. 28C





FIG. 28D






FIG. 29B EXECUTION IMAGE





FIG. 30B EXECUTION IMAGE





FIG. 31B EXECUTION IMAGE

